

Requested Patent: EP0589478A3
Title: LIQUID CRYSTAL DISPLAY DEVICE ;
Abstracted Patent: EP0589478 ;
Publication Date: 1994-03-30 ;
Inventor(s): HYASHI YUJI (JP); KUNII MASAFUMI (JP) ;
Applicant(s): SONY CORP (JP) ;
Application Number: EP19930115456 19930924 ;
Priority Number(s): JP19930021996 19930114; JP19920280462 19920925 ;
IPC Classification: G02F1/136; H01L29/784 ;
Equivalents: DE69327028D, DE69327028T, US5412493 ;

ABSTRACT:

A thin film transistor structure for a liquid crystal display device of the active matrix type wherein leak current is suppressed to stabilize the threshold voltage and the dispersion in gate capacitance coupling and the channel length are minimized is disclosed. The liquid crystal display device comprises a substrate having picture element electrodes arranged in a matrix and switching elements for driving the picture element electrodes, another substrate having opposing electrodes thereon and opposed to the former substrate, and a liquid crystal layer held between the substrates. Each switching element has a multi-gate structure wherein two thin film transistors are connected in series and gate electrodes are electrically connected to each other. Each thin film transistor has a lightly doped drain structure wherein a low density impurity region of the same conductivity type as that of a source region or a drain region is provided at least between the source or drain region and a channel region. At least one of a plurality of such low density impurity regions may have a length or a density different from that of the other low density impurity regions so as to assure sufficient on-current while suppressing the leak current.



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) Publication number: **0 589 478 A3**

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: **93115456.1**

(51) Int. Cl. 5: **G02F 1/136, H01L 29/784**

(22) Date of filing: **24.09.93**

(30) Priority: **25.09.92 JP 280462/92
14.01.93 JP 21996/93**

(43) Date of publication of application:
30.03.94 Bulletin 94/13

(44) Designated Contracting States:
DE FR GB

(88) Date of deferred publication of the search report:
17.11.94 Bulletin 94/46

(71) Applicant: **SONY CORPORATION
7-35, Kitashinagawa 6-chome
Shinagawa-ku
Tokyo (JP)**

(72) Inventor: **Kunii, Masafumi, c/o SONY
CORPORATION
7-35, Kitashinagawa 6-chome,
Shinagawa-ku
Tokyo (JP)**
Inventor: **Hyashi, Yuji, c/o SONY
CORPORATION
7-35, Kitashinagawa 6-chome,
Shinagawa-ku
Tokyo (JP)**


(74) Representative: **TER MEER - MÜLLER -
STEINMEISTER & PARTNER
Mauerkircherstrasse 45
D-81679 München (DE)**

(54) Liquid crystal display device.

(57) A thin film transistor structure for a liquid crystal display device of the active matrix type wherein leak current is suppressed to stabilize the threshold voltage and the dispersion in gate capacitance coupling and the channel length are minimized is disclosed. The liquid crystal display device comprises a substrate (1) having picture element electrodes arranged in a matrix and switching elements for driving the picture element electrodes, another substrate having opposing electrodes thereon and opposed to the former substrate, and a liquid crystal layer held between the substrates. Each switching element has a multi-gate structure wherein two thin film transistors are connected in series and gate electrodes (9) are electrically connected to each other. Each thin film transistor has a lightly doped drain structure (4,5) wherein a low density impurity region (6) of the same conductivity type as that of a source region (3,4) or a drain region is provided at least between the source or drain region and a channel region (2).

At least one of a plurality of such low density impurity regions may have a length or a density different from that of the other low density impurity regions so as to assure sufficient on-current while suppressing the leak current.

F I G. 1



EP 0 589 478 A3